Technical Program

Paper Detail

Paper:WQ.P9.7
Session:High Performance Architectures and Algorithms
Location:Poster Area 9
Session Time:Wednesday, October 10, 16:20 - 18:00
Presentation Time:Wednesday, October 10, 16:20 - 18:00
Presentation: Poster
Topic: ISA: Integrated Systems & Applications: ISA-HSS Hardware and Software Systems
Paper Title: A COMPACT AND CONFIGURABLE LONG SHORT-TERM MEMORY NEURAL NETWORK HARDWARE ARCHITECTURE
IEEE Xplore Open Preview:  Click here to view in IEEE Xplore
Authors: Kewei Chen, Leilei Huang, Minjiang Li, Xiaoyang Zeng, Yibo Fan, Fudan University, China